146
9152BINDCO02/10
ATA8743
23.5   Register Descriptions
23.5.1
USIBR  USI Data Buffer
23.5.2
USIDR  USI Data Register
The USI uses no buffering of the Serial Register, i.e., when accessing the Data Register
(USIDR) the Serial Register is accessed directly. If a serial clock occurs at the same cycle the
register is written, the register will contain the value written and no shift is performed. A (left) shift
operation is performed depending of the USICS1..0 bits setting. The shift operation can be con-
trolled by an external clock edge, by a Timer/Counter0 Compare Match, or directly by software
using the USICLK strobe bit. Note that even when no wire mode is selected (USIWM1..0 = 0)
both the external data input (DI/SDA) and the external clock input (USCK/SCL) can still be used
by the Shift Register.
The output pin in use, DO or SDA depending on the wire mode, is connected via the output latch
to the most significant bit (bit 7) of the Data Register. The output latch is open (transparent) dur-
ing the first half of a serial clock cycle when an external clock source is selected (USICS1 = 1),
and constantly open when an internal clock source is used (USICS1 = 0). The output will be
changed immediately when a new MSB written as long as the latch is open. The latch ensures
that data input is sampled and data output is changed on opposite clock edges.
Note that the corresponding Data Direction Register to the pin must be set to one for enabling
data output from the Shift Register.
23.5.3
USISR  USI Status Register
The Status Register contains Interrupt Flags, line Status Flags and the counter value.
"  Bit 7  USISIF: Start Condition Interrupt Flag
When Two-wire mode is selected, the USISIF Flag is set (to one) when a start condition is
detected. When output disable mode or Three-wire mode is selected and (USICSx = 0b11 &
USICLK = 0) or (USICS = 0b10 & USICLK = 0), any edge on the SCK pin sets the flag.
Bit
7
6
5
4
3
2
1
0
0x10 (0x30)
MSB
LSB
USIBR
Read/Write
R
R
R
R
R
R
R
R
Initial Value
0
0
0
0
0
0
0
0
Bit
7
6
5
4
3
2
1
0
0x0F (0x2F)
MSB
LSB
USIDR
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Initial Value
0
0
0
0
0
0
0
0
Bit
7
6
5
4
3
2
1
0
0x0E (0x2E)
USISIF
USIOIF
USIPF
USIDC
USICNT3
USICNT2
USICNT1
USICNT0
USISR
Read/Write
R/W
R/W
R/W
R
R/W
R/W
R/W
R/W
Initial Value
0
0
0
0
0
0
0
0
相关PDF资料
ATAVRRZ200 KIT DEMO AT86RF230
AV101-12LF ATTENUATOR HIP3 0.70-1GHZ 8-SOIC
AV102-12LF ATTENUATOR HIP3 1.7-2GHZ 8SOIC
AV113-12LF ATTENUATOR HIP3 2.1-2.3GHZ 8SOIC
AXUV100G SENSOR ELECTRON DETECTION
B0205F50200AHF XFRMR BALUN RF 200-500MHZ 1608
B0310J50100AHF XFRMR BALUN RF 300-1000MHZ 0805
B0322J5050AHF XFRMR BALUN RF 300-2200MHZ 0805
相关代理商/技术参数
ATAB5275 功能描述:射频开发工具 LF Tx Antenna driver board (TPMS) RoHS:否 制造商:Taiyo Yuden 产品:Wireless Modules 类型:Wireless Audio 工具用于评估:WYSAAVDX7 频率: 工作电源电压:3.4 V to 5.5 V
ATAB5276 功能描述:射频开发工具 1A Antenna Driver Demoboard RoHS:否 制造商:Taiyo Yuden 产品:Wireless Modules 类型:Wireless Audio 工具用于评估:WYSAAVDX7 频率: 工作电源电压:3.4 V to 5.5 V
ATAB5278 功能描述:射频开发工具 LF Tx Antenna driver board (PEG) RoHS:否 制造商:Taiyo Yuden 产品:Wireless Modules 类型:Wireless Audio 工具用于评估:WYSAAVDX7 频率: 工作电源电压:3.4 V to 5.5 V
ATAB5279 功能描述:射频开发工具 LF Transmitter with ATA5279 RoHS:否 制造商:Taiyo Yuden 产品:Wireless Modules 类型:Wireless Audio 工具用于评估:WYSAAVDX7 频率: 工作电源电压:3.4 V to 5.5 V
ATAB5282 功能描述:BOARD EVAL LF 125KHZ ANT DVR 3CH RoHS:是 类别:RF/IF 和 RFID >> RFID 评估和开发套件及电路板 系列:Smart RF 产品培训模块:M24LR64 Dual Interface EEPROM 标准包装:1 系列:- 类型:读取器模块 频率:13.56MHz 适用于相关产品:M24LR-64-R 已供物品:2 根基准天线,I2C 和 RFID 读取器,样品 其它名称:497-10480
ATAB5283 功能描述:射频开发工具 LF Rx Board 1 channel (TPMS) RoHS:否 制造商:Taiyo Yuden 产品:Wireless Modules 类型:Wireless Audio 工具用于评估:WYSAAVDX7 频率: 工作电源电压:3.4 V to 5.5 V
ATAB5423-3-B 功能描述:射频开发工具 UHF Transceiver Base station Board 315MHz RoHS:否 制造商:Taiyo Yuden 产品:Wireless Modules 类型:Wireless Audio 工具用于评估:WYSAAVDX7 频率: 工作电源电压:3.4 V to 5.5 V
ATAB5423-3-WB 功能描述:射频开发工具 UHF TRx Application Board 315MHz RoHS:否 制造商:Taiyo Yuden 产品:Wireless Modules 类型:Wireless Audio 工具用于评估:WYSAAVDX7 频率: 工作电源电压:3.4 V to 5.5 V